Gaurav Nimmagadda

Gaurav Nimmagadda

@gnimm05

TAMU '27

United States
3
Followers
2
Following
9
Public Repos
0
Private Repos

Language Breakdown

Lines of code distribution across 9 owned repositories

20.4M Total LOC
Python
20,246,040 lines
99.2%
N/A
SystemVerilog
57,367 lines
0.3%
N/A
Verilog
30,377 lines
0.1%
N/A
PowerShell
26,358 lines
0.1%
N/A
JavaScript
20,464 lines
0.1%
N/A
Other
19,719 lines
0.1%
N/A
I

I-Shaped Developer

I-shaped

Specialist — deep expertise in Python

Python
SystemVerilog
Verilog
PowerShell
JavaScript

Collaboration Network

Global Impact visualization

LIVE
Gaurav Nimmagadda
0 active collaborators

Repos

13

PRs

0

Growth

+18%

Top Collaborators

No collaborator data yet.

Coding Streak

Contribution activity over the past year

2 days
68
Contributions
36
Commits
2
Pull Requests
Jun Jul Aug Sep Oct Nov Dec Jan Feb Mar Apr May Jun
Mo
We
Fr
Based on GitHub activity
Less
More
Followers 3
akhilnimmagadda

Akhil Nimmagadda

@akhilnimmagadda

 gamdhameet

Meet Gamdha

@gamdhameet

 SreevikramR

Sreevikram Rajaraman

@SreevikramR
Following
2 total
SreevikramR

Sreevikram Rajaraman

@SreevikramR

 gamdhameet

Meet Gamdha

@gamdhameet
Synced via GitHub

Top Repositories

CMOS-Device-Characterization

Characterizing NMOS and PMOS devices using and Open Source PDK

0 0
Python
qiskit-lessons

Qiskit programs from IBM's Quantum Learning Platform

0 0
Python
Topology-Aware-Quantum-Error-Correction-Crosstalk-Mitigation

To implement the [[5,1,3]] "perfect" quantum error-correcting code and map it onto the restricted, physical coupling map of an IBM Heavy-Hex lattice

0 0
Python
Fault-Tolerant-RV32I-SoC-with-SECDED-Memory-and-AXI4-Lite

To design, verify, and physically synthesize a 32-bit RISC-V processor specifically engineered for high-reliability environments.

0 0
SystemVerilog
TDOA-based-Event-Localization-Simulation

Simulation of distributed sensor nodes using TDOA to localize events, exploring principles behind autonomous sensing and tracking systems.

0 0
Python
computer-architecture-portfolio

Projects for a Computer Architecture course exploring the bridge between high-level C and low-level ARMv8 Assembly, focusing on performance, instruction sets, and memory hierarchy.

0 0
C
verilog-portfolio

A collection of Digital Systems Design projects and labs developed in Verilog and Assembly, covering concepts like FSMs, datapath design, and memory interfaces.

0 0
Verilog
Baker_Hughes

Contributors: Abhinav Vurakaranam, Meet Gamdha

0 0
Python
Connections_AI

Contributors: Abhinav Vurakaranam, Meet Gamdha

0 0
Python

Open Source Impact

Contributions to external projects

2 merged PRs
vivek-somarapu
vivek-somarapu/aggie_nexus_mvp
0
Contributed to 1 repositories